SerDes Implementation Guide for KeyStone I Devices

ثبت نشده
چکیده

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Serializer/Deserializer Component Design and Test

Serializer/Deserializers (SerDes) commonly used in telecommunication networks are now becoming widespread in computer and embedded systems to meet higher data bandwidth demand and support higher peripheral device performance requirements. These input/output (IOs) peripherals are design to provide reliable high speed data transfer capabilities to computers and embedded devices. This thesis provi...

متن کامل

Summary The Scalable Serdes Framer Interface (SFI-S) is an Optical Internetworking Forum (OIF)

other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA and ARM are registered trademarks of ARM in the EU and other countries. All other trademarks are the property of their respective owners. Summary The Scalable Serdes Framer Interface (SFI-S) is an Optical Internetworking Forum (OIF) standard that defines the electrical connections bet...

متن کامل

Performance Test for a Serializer and Deserializer Pair: MAX9247 and MAX9218 - AN3806

High-speed serialized data connection has been widely used in video displays, digital camera sensing, and backplane data transmission in networks, servers, and 3G base stations. Maxim developed products for serial link transmitters and receivers. This application note demonstrates the performance of a typical serializer and deserializer (SerDes) pair (the MAX9247 and MAX9218) under various cabl...

متن کامل

DesignCon 2007 Comparison of Signaling and Equalization Schemes in High Speed SerDes (10-25Gbps)

In this paper, performance of a wide variety of signaling and equalization schemes in the SerDes system at speeds of 6Gbps, 10Gbps and higher over different type of channels are compared by using our system model tools. Pros and cons of each scheme are discussed. The trade-off between the performance and implementation is also briefly explained. Furthermore, challenges of 25G SerDes and possibl...

متن کامل

DesignCon 2013 Time Domain and Statistical Model Development, Simulation and Correlation Methods for High Speed SerDes

IBIS Algorithmic Modeling Interface (IBIS-AMI) defines two approaches to SerDes modeling and simulation flow: time domain or bit-by-bit simulation for nonlinear and/or time variant (NLTV) model and statistical simulation for linear and time invariant (LTI) model. Statistical simulation has advantages of faster simulation speed and arbitrary low BER floor under linear model assumption. However, ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012